NC7SZ74 TinyLogic® UHS D-Type Flip-Flop with Preset and Clear

General Description

Features

- Space saving US8 surface mount package
- MicroPak[™] leadless package
- Ultra High Speed; t_{PD} 2.6 ns Typ into 50 pF at 5V V_{CC}
- High Output Drive; ± 24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V to 5.5V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented


Ordering Code:

NC7SZ TinyLc	274		D-Type Flip-Flop with Preset	evised June 2003
set and clear TinyLogic® in is fabricated ultra high spe low static pov ing range. T	4 is a single from Fairc the space with advance eed with hig ver dissipati he device	D-type CMO hild's Ultra Hi saving US8 p ced CMOS ted gh output driv on over a very is specified to e. The inputs	 Features S Flip-Flop with pre- gh Speed Series of ackage. The device chnology to achieve e while maintaining y broad V_{CC} operat- po perate over the and output are high Features Space saving US8 surface mod MicroPak™ leadless package Ultra High Speed; t_{PD} 2.6 ns Ty High Output Drive; ± 24 mA at Broad V_{CC} Operating Range; 1 Power down high impedance in Overvoltage tolerant inputs fact 	/p into 50 pF at 5V V _{CC} 3V V _{CC} .65V to 5.5V nputs/output
impedance w 7V independe ates voltages The signal lev Q output dur pulse.	ent of V _{CC} o above V _{CC} vel applied t ing the pos	perating voltage in the 3-STAT to the D input sitive going tra	ge. The output toler-	
impedance w 7V independe ates voltages The signal lev Q output dur	ent of V _{CC} o above V _{CC} vel applied t ing the pos	perating volta in the 3-STAT to the D input itive going tra	Patented noise/EMI reduction of E condition.	
impedance w 7V independe ates voltages The signal lev Q output dur pulse. Ordering	ent of V _{CC} o above V _{CC} vel applied f ing the pos	perating volta in the 3-STAT to the D input sitive going tra Product	Patented noise/EMI reduction of the CLK	circuitry implemented
impedance w 7V independe ates voltages The signal lev Q output dur pulse. Ordering	ent of V _{CC} o above V _{CC} vel applied f ing the pos g Code Package	perating voltae in the 3-STAT to the D input sitive going tra- Product Code	Patented noise/EMI reduction of E condition.	
impedance w 7V independe ates voltages The signal lev Q output dur pulse. Ordering	ent of V _{CC} o above V _{CC} vel applied f ing the pos g Code Package Number	perating volta in the 3-STAT to the D input sitive going tra Product	Patented noise/EMI reduction of the CLK	Supplied As

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.


NC7SZ74

Logic Symbol



Pin Descriptions

Pin Names	Description
D	Data Input
СК	Clock Pulse Input
CLR	Direct Clear Input
Q, <u>Q</u>	Flip-Flop Output
PR	Direct Preset Input




Truth Table

	Inp	uts		Out	puts	Function		
CLR	PR	D	СК	Q	q	runction		
L	Н	Х	Х	L	Н	Clear		
Н	L	Х	Х	Н	L	Preset		
L	L	Х	Х	Н	Н	—		
Н	Н	L	1	L	Н	—		
Н	Н	Н	Ŷ	Н	L	—		
Н	Н	Х	\downarrow	Q _n	Q _n	No Change		



AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).





 $\begin{array}{l} H = HIGH \ Logic \ Level \\ L = LOW \ Logic \ Level \\ Q_n = No \ change \ in \ data \end{array}$

Z = High Impedance

 $\begin{array}{l} X = \text{Immaterial} \\ \uparrow = \text{Rising Edge} \\ \downarrow = \text{Falling edge} \end{array}$

Absolute	Maximum	Ratings(Note 1)
----------	---------	-----------------

Recommended Operating

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
V _{IN} < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _{OUT} < 0V	–50 mA
DC Output (I _{OUT}) Source/Sink Current	\pm 50 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	\pm 50 mA
Storage Temperature Range (T _{STG})	–65°C to +150°C
Junction Temperature under Bias (T_J)	150°C
Junction Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C
Power Dissipation (P _D) @ +85°C	250 mW
(Soldering, 10 seconds)	

Conditions (Note 2)	
Power Supply	
Operating (V _{CC})	1.65V to 5.5V
Data Retention	1.5V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	
Active State	0V to V _{CC}
3-STATE	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=1.8V,2.5V\pm0.2V$	0 to 20 ns/V
$V_{CC}=3.3V\pm0.3V$	0 to 10 ns/V
$V_{CC}=5.5V\pm0.5V$	0 to 5 ns/V
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Thermal Resistance (θ_{JA})	250° C/W
Note 1: Absolute Maximum Ratings: are those safety of the device cannot be guaranteed. The d	

NC7SZ74

Note 1: Absolute Maximum Ratings, are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^\circ C$ to $+85^\circ C$		Units	Conditions			
Symbol	r ai ailietei	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level Control	1.65 to 1.95	0.75 V _{CC}			0.75 V _{CC}		v		
	Input Voltage	2.3 to 5.5	0.75 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level Control	1.65 to 1.95			0.25 V _{CC}		0.25 V _{CC}	v		
	Input Voltage	2.3 to 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level Control	1.65	1.55	1.65		1.55				
	Output Voltage	2.3	2.2	2.3		2.2				100
		3.0	2.9	3.0		2.9				I _{OH} = -100 μ/
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29		V	$V_{IN} = V_{IH}$	$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.8		2.4				$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				I _{OH} = -24 mA
		4.5	3.8	4.2		3.8				I _{OH} = -32 mA
V _{OL}	LOW Level Control	1.65			0.1		0.1			
	Output Voltage	2.3			0.1		0.1			L = 100 v A
		3.0			0.1		0.1			$I_{OL} = 100 \ \mu A$
		4.5			0.1		0.1			
		1.65		0.08	0.24		0.24	V	$V_{IN} = V_{IH}$	$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4			$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I _{IN}	Input Leakage Current	0 to 5.5			±0.1		±1.0	μA	$0 \le V_{IN} \le 5.5$	
I _{OFF}	Power Off Leakage Current	0.0			1.0		10	μΑ	V _{IN} or V _{OUT} =	5.5V
I _{CC}	Quiescent Supply Current	1.65 to 5.5			1.0		10.0	μA	V _{IN} = 5.5V, G	ND

4
N
N
S
~
C
Ž

AC Electrical Characteristics

	_	V _{cc}		$T_{A} = +25^{\circ}C$	2	$T_A = \cdot$	-40°C to	+85°C			Figure
Symbol	Parameter	(V)	Min	Тур	Max	M	in I	Max	Units		Numbe
f _{MAX}	Maximum Clock	1.8 ± 0.15	75			7	5				
	Frequency	2.5 ± 0.2	150			15	60			C _L = 15 pF	
		3.3 ± 0.3	200			20	0			$R_{\rm D} = 1 \ \rm M\Omega$	Figures
		5.0 ± 0.5	250			25	60		MHz	S ₁ = Open	1, 5
		3.3 ± 0.3	175			17	'5			$C_{1} = 50 \text{ pF}$	1
		5.0 ± 0.5	200			20	0			$R_D = 500\Omega$, $S_1 = Open$	
t _{PLH}	Propagation Dela	y 1.8 ± 0.15	2.5	6.5	12.5	2.	5 ,	13.0		5	
t _{PHL}	CK to Q, Q	2.5 ± 0.2	1.5	3.8	7.5	1.	5	8.0		C _L = 15 pF	
		3.3 ± 0.3	1.0	2.8	6.5	1.	0	7.0	ns	$R_{D} = 1 M\Omega$	Figures
		5.0 ± 0.5	0.8	2.2	4.5	0.	8	5.0		S ₁ = Open	1, 3
		3.3 ± 0.3	1.0	3.4	7.0	1.	0	7.5		$C_{1} = 50 \text{ pF}$	
		5.0 ± 0.5	1.0	2.6	5.0	1.	0	5.5		$R_D = 500 \Omega$, $S_1 = Open$	
t _{PLH}	Propagation Dela		2.5	6.5	14.0	2.	5	14.5		5 1 1	
t _{PHL}	$\overline{\text{CLR}}, \overline{\text{PR}}, \text{ to } Q, \overline{Q}$	-	1.5	3.8	9.0	1.		9.5		C _L = 15 pF	
THE	- , ,	3.3 ± 0.3	1.0	2.8	6.5	1.		7.0		$R_D = 1 M\Omega$	Figures
		5.0±0.5	0.8	2.2	5.0	0.		5.5	ns	S ₁ = Open	1, 3
		3.3 ± 0.3	1.0	3.4	7.0	1.		7.5		$C_{1} = 50 \text{ pF}$	-
		5.0 ± 0.5	1.0	2.6	5.0	1.	0	5.5		$R_D = 500 \Omega$, $S_1 = Open$	
ts	Setup Time,	1.8 ± 0.15	6.5			6.					
-5	CK to D	2.5±0.2	3.5			3.				C _L = 15 pF	
	01110 0	3.3 ± 0.3	2.0			2.				$R_{\rm D} = 1 M\Omega$	Figuros
		5.0 ± 0.5	1.5			1.			ns	S ₁ = Open	Figures 1, 4
		3.3 ± 0.3	2.0			2.				$C_1 = 50 \text{ pF}$	
		5.0 ± 0.5	1.5			1.				$R_D = 500 \Omega$, $S_1 = Open$	
t _H	Hold Time,	1.8 ± 0.15	0.5			0.				ng = 000 12, 01 = 0pon	
чн	CK to D	2.5 ± 0.2	0.5			0.	-			C _L = 15 pF	
	OIT IO D	3.3 ± 0.3	0.5			0.				$R_{\rm D} = 1 M\Omega$	Figures
		5.0 ± 0.5	0.5			0.			ns	$S_1 = Open$	Figures 1, 4
		3.3 ± 0.3	0.5			0.	-			$C_1 = 50 \text{ pF}$	
		5.0 ± 0.5	0.5			0.	-			$R_D = 500 \Omega$, $S_1 = Open$	
t _W	Pulse Width,	1.8 ± 0.15	6.0			6.				ND = 500 32, 01 = 0pen	
w	CK, PR, CLR	2.5 ± 0.2	4.0			4.				C _L = 15 pF	
	OR, FR, OLK	2.3 ± 0.2 3.3 ± 0.3	3.0			4.	-			$R_{\rm D} = 1 M\Omega$	
		5.0 ± 0.5	2.0			2.	-		ns	$S_1 = Open$	Figures 1, 5
		3.3 ± 0.3	3.0			3.				CL = 50 pF	., 0
			2.0			2.					
t	Recover Time	5.0 ± 0.5 1.8 ± 0.15	2.0			2.	-			$R_D = 500 \Omega$, $S_1 = Open$	
t _{REC}	CLR, PR to CK					-	-			C = 15 pE	
	ULK, PK to CK	2.5 ± 0.2	4.5			4.				C _L = 15 pF	
		3.3 ± 0.3	3.0			3.	-		ns	$R_D = 1 M\Omega$	Figures 1, 4
		5.0 ± 0.5	3.0			3.	-			S ₁ = Open	·, ·
		3.3 ± 0.3	3.0			3.	-			C _L = 50 pF	
		5.0 ± 0.5	3.0			3.	U			$R_D = 500 \Omega$, $S_1 = Open$	
Capa	acitance (N	lote 3)									
Sym	bol	Paran	neter			Тур	Max	Units	5	Conditions	
C _{IN}	Input Ca	pacitance				3		pF	V _{CC}	; = 0V	
								1	1.		

Note 3: $T_A = +25C$,	f = 1MHz.

Output Capacitance

Power Dissipation Capacitance (Note 4)

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2) C_{PD} is related to I_{CCD} dynamic operating current by the expression: $I_{CCD} = (C_{PD}) (V_{CC}) (f_{|N}) + (I_{CC} static).$

4

10

12

 $V_{CC} = 0V$

V_{CC} = 3.3V


 $V_{CC} = 5.0V$

рF

pF

C_{OUT}

 C_{PD}







Tape and Reel Specification


TAPE FORMAT fo	r US8			
Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
K8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


TAPE DIMENSIONS inches (millimeters)




TAPE DIMENSIONS inches (millimeters)









9